Vaughn's Summaries logo Vaughn's Summaries

Computer Summaries
IC Timing

Generic IC Timing Diagram
(This page is not intended
for small screens.)

by Vaughn Aubuchon

HERE is a brief generic, typical timing diagram for a generic integrated circuit in a typical computer.

CMOS input signals, input enable delays, set-up and hold times, and address-to-output delay times are shown. The timing diagram assumes a positive-edge triggered device. These time parameters are typically measured in nanoseconds (billionths of a second), or picoseconds (trillionths of a second).

300

140

Generic I.C. Timing Diagram

.
Primary AC Timing Parameters
of A Typical Integrated Circuit

CMOS Input Signals

tF = Fall time (3ns max.)

tR = Rise time (3ns max.)

VIN = 0 to 3.0 Volts

VTH = 1.5 Volts

Set-up & Hold Times

tAH = Address Hold time (min.)

tAS = Address Set-up time (min.)


tDH = Data Hold time (min.)

tDS = Data Set-up time (min.)

Output Enable Times (max.)

tZH = OE-to-Output HIGH time

tZL = OE-to Output LOW time

Output Disable times (max.)

tHZ = Active HIGH-to-Hi-Z time

tLZ = Active LOW-to-Hi-Z time

Clock Timing

tCP = Clock Period (min.)

tCL = Clock Low time (min.)

tPW = Clock High time (min.)

Input Enable Delays

tCD = Clock Disable delay time (max.)

tCE = Clock Enable delay time (min.)

Output Delays (max.)

tAA = Address Access time

tPD0 = Clock-to-Output LOW time

tPD1 = Clock-to-Output HIGH time

210

240

240



top of page

Vaughn's Other
Semiconductor Related Pages

* ASIC vs. FPGA

*
CPU Evolution

*
Electronics Distribution

*
Hollywood All-Jumps

*
Semiconductor Manufacturers

*
Timing Diagram




top of page



Vaughn Aubuchon Author Bio

Vaughn's Summaries
©2003-04, 2017 Vaughn Aubuchon
www.vaughns-1-pagers.com
All Rights Reserved
Site Map

This Vaughns Generic IC Timing Diagram
was last updated on 2017-06-20.